Abstract-We present an adaptive reconfigurable active voltage doubler (VD)/rectifier (REC) (VD/REC) in standard CMOS, which can adaptively change its topology to either a VD or a REC by sensing the output voltage, leading to more robust inductive power transmission over an extended range. Both active VD and REC modes provide much lower dropout voltage and far better power conversion efficiency (PCE) compared to their passive counterparts by adopting offset-controlled high-speed comparators that drive the rectifying switches at proper times in the highfrequency band. We have fabricated the active VD/REC in a 0.5-μm 3-metal 2-poly CMOS process, occupying 0.585 mm 2 of chip area. In an exemplar setup, VD/REC extended the power transmission range by 33% (from 6 to 8 cm) in relative coil distance and 41.5% (from 53
I. INTRODUCTION

M
ODERN IMPLANTABLE microelectronic devices (IMDs) require high power efficiency and performance to enable more efficacious therapies, particularly in neuroprostheses such as retinal and cochlear implants [1] . Inductive wireless power transmission across the skin is currently the only viable solution for providing sufficient power to such IMDs without imposing size and power constraints of implanted batteries [2] . On the downside, unlike batteries that provide a stable power source, unexpected variations in the coils' mutual coupling M , which mainly result from coil misalignments, can lead to wide variations in the received voltage across the secondary to the extent that the input voltage may not be sufficient to supply the IMD [3] . Hence, there is a need to improve the robustness of the inductive power links without sacrificing efficiency to allow the IMDs to operate over a wider range of received input voltages. There are also other applications such as wireless sensors, radio frequency identification, and nearfield communication, in which extending the range of loosely coupled inductive links is highly desired [4] . Active rectifiers (RECs) and voltage doublers (VDs) using synchronous switches have been widely used to convert ac input signals to dc outputs for inductively powered applications [5] - [8] . RECs require peak inputs higher than the desired outputs, which may be temporarily limited by the weak coupling of the inductive links. On the contrary, active VDs are capable of generating higher output voltages, but their power conversion efficiencies (PCEs) are generally lower than those of active RECs with similar size. In order to address such limitations, we have proposed a power-efficient reconfigurable active VD/REC for robust wireless power transmission through inductive links over an extended range. Both VD and REC modes are integrated into a single structure, employing low dropout active synchronous switches, leading to high PCE. Moreover, by adding an output-voltage-sensing circuit, VD/REC can automatically change its operating mode to either VD or REC depending on which one is a better choice for generating the desired output voltage to accommodate with a wider range of mutual coil arrangements. Fig. 1 shows the block diagram of a wireless power transmission link that includes the proposed VD/REC. A power amplifier (PA) drives the primary coil L 1 at the designated carrier frequency (f c = 13.56 MHz), which improves the coils' quality factors (Q) and increases the overall power transmission efficiency, while maintaining the sizes of LC components small for implantable applications [3] . A coupled signal across the The rest of this brief, which is an extended version of [9] , is organized as follows. Section II describes the concept and implementation of active VD/REC. Section III presents the circuit details and design considerations including the offsetcontrolled high-speed comparators, start-up circuit, and mode selection circuit. The measurement results are in Section IV, followed by the conclusion in Section V.
II. ACTIVE VD/REC ARCHITECTURE
A. Concept of the Active VD/REC
The concept of active VD/REC starts from combining two separate ac-to-dc converters, a REC and a VD, into a single structure in which the operating mode, REC or VD, is selected by an external mode selection signal. , and D N 1 , in which rectifying pass transistors are driven by fast comparators to operate as switches in the deep triode region with low dropout voltages. Therefore, these active diodes dissipate less power compared to passive diodes, leading to higher PCE in both operating modes. Fig. 3 shows a simplified schematic diagram of the VD/REC, consisting of PMOS and NMOS active diodes D 1 , D 2 , and D N 1 , in which pass transistors P 1 , P 2 , and N 1 are driven by high-speed comparators CM P P 1 , CM P P 2 , and CM P N 1 , respectively, to minimize ac-dc dropout voltage and power loss. Mode signals EN and EN B , which are derived from the mode control circuit, can reconfigure the VD/REC topology for recti- and EN B = 0), P 2 and N 2 are always off, and CM P P 2 is deactivated. Only P 1 and N 1 operate as active diodes, while N 3 strongly connects V INN to V M for charging the filtering capacitors C F , one per half cycle, to almost double V OUT in reference to V SS .
B. Implementation of the Active VD/REC
Since the comparators in active diodes are supplied from V OUT , which is initially at 0 V, self-start-up capability is a feature necessary in active VD/REC. The start-up circuit in Fig. 3 monitors V OUT and sets SU = EN = EN B = 0 when V OUT is too low. At start-up, N 1 and N 2 are cross-coupled through multiplexers (MUXs), and P 1 and P 2 are diode connected through P 3 and P 4 , respectively, forming a passive REC, which charges V OUT regardless of the comparators' status up to the point where V OUT reaches a desired level. Then, SU toggles to enable VD/REC to operate normally. PMOS body terminals V B1 and V B2 are always connected to the highest potential among V INP,N and V OUT via their body bias circuits. 
III. CIRCUIT DETAILS AND DESIGN CONSIDERATIONS
In order to drive large pass transistors at 13.56 MHz, comparators need to have short turn-on/turn-off delays, which may otherwise reduce the PCE by either decreasing the input power delivered to the load or allowing instantaneous reverse current back from C F . We have used high-speed comparators with built-in offset-control functions to expedite V OUT transitions by compensating for both turn-on and turn-off delays [10] . Fig. 4 shows the schematic diagram of the high-speed comparator CM P P , which is equipped with three offset-control functions: turn-on, turn-off, and output-locking offsets. In Fig. 4 , P 6 , P 7 , N 7 , N 8 , P 11 , and N 14 form a common-gate comparator, in which input voltages (V OUT and V INP,N ) are applied to the sources of P 6 and P 7 . The turn-on offset block, consisting of P 8 and P 9 current sources and P 10 control switch, injects additional offset current to force V 1 to increase earlier, leading to fast turn-on of P 1,2 in Fig. 3 . The offset-control signal V OS1P deactivates P 10 just after turning P 1,2 on and activates it again after the current-starved inverter (IN V 1 and N 15 ) delay, which does not need to be accurate as long as it is shorter than one carrier cycle. The turn-off offset function utilizes the size mismatch between N 7 and N 8 , where the larger N 8 pulls additional current from the V 1 node, forcing V 1 to start dropping earlier to turn P 1,2 off at the right time. After the comparator output V CP goes high and turns P 1,2 off, N 11 is activated by V OS2P for the current-starved inverter delay time to keep V 1 low and prevent V CP from bouncing due to V INP,N variations. CM P N has a similar but symmetrical structure. In addition, 4-bit off-chip digital control signals, CTL0:1 for CM P P and CTL2:3 for CM P N , are utilized to adjust the switching times of VD/REC against process variations.
In the start-up circuit in Fig. 5(a) , when V OUT is very low, P 12 turns off and SU goes low, resulting in P 1 and P 2 in Fig. 3 to stay diode connected through P 3 and P 4 , respectively. During the same period, both EN and EN B of the mode control circuit in Fig. 5(b) become low, so all comparators are in the sleep mode while N 1 and N 2 are cross-coupled through MUXs, leading the VD/REC to operate as a passive REC. With SU = EN B = 0, N 13 in Fig. 4 forces V CP1,2 to be high, further supporting P 1 and P 2 to be diode connected. When V OUT > V Th(N 16) + V Th(P 12) , SU toggles high, turning P 3 and P 4 off, releasing the comparator outputs, and allowing P 1 and P 2 to operate as switches [10] . The mode control circuit consists of two pairs of level shifters and logic gates, one of which is shown in Fig. 5(b) , to level shift the mode signal to either V B1 or V B2 (in Fig. 3 ) for creating the EN and EN B signals, which control various switches at proper voltage levels. In Fig. 5(c) , the body bias circuit automatically connects V B1 and V B2 to max(V INP , V OUT ) and max(V INN , V OUT ), respectively, through P 17 and P 18 [6] .
IV. MEASUREMENT RESULTS
A. Chip Micrograph and Measured Waveforms
VD/REC was fabricated in the ON Semiconductor 0.5-μm 3M2P n-well standard CMOS process, occupying 0.585 mm 2 . Fig. 6 shows the chip micrograph and floor plan of the VD/REC, low dropout regulator (LDO), and bandgap reference (BGR). The sizes of the main rectifying transistors are as follows: W P 1,2 = 3300 μm, W N 1,2 = 1800 μm, and W N 3 = 12 000 μm with a minimum length of L = 0.6 μm. Fig. 7 shows the measured input/output waveforms in the REC and VD modes with R L C F /2 = 1 kΩ 0.5 μF (no regulator) at f c = 13.56 MHz. The same supply voltage was applied to the PA on the primary side to verify the V OUT Fig. 8 . Test setup for measuring the PCE and input/output voltages of the active VD/REC ac-to-dc converter when sweeping the relative coil (top) distance and (bottom) orientation. 
B. Power Transmission Range and PCE Measurements
In order to verify the benefits of using the VD/REC over a REC, we have measured V IN,peak and V OUT while sweeping the relative distance (d) and orientation (θ) between a pair of coupled coils L 1 and L 2 , as shown in Fig. 8 . In this test setup, whose specifications are shown in Table II , a class-C PA on the transmitter side (Tx) drives the inductive link to induce a 13.56-MHz sinusoidal signal across the VD/REC. Fig. 9 shows the measured V IN,peak and V OUT versus d and θ and demon- To consider the practical conditions in which the output voltage of the VD/REC varies due to coil misalignments as well as loading changes, we measured the PCE while sweeping V OUT by adjusting the Tx output power delivered to the primary coil L 1 . The PCE of VD/REC can be defined as the delivered power to the load over the input power from the L 2 C 2 tank. Fig. 10 shows the measured PCE versus V OUT in both REC and VD modes with R L = 0.5 and 1 kΩ at f c = 13.56 MHz. The highest PCEs of the REC and VD modes were 77% and 70%, respectively, at V OUT = 3.1 V with R L = 0.5 kΩ. The PCE drops for V OUT > 3.7 V and V OUT < 2.8 V are mainly due to the pass transistor sizing and comparator offsets which were designed for V OUT = 2.8−3.7 V. The VD/REC still operates properly against V OUT variations with P CE > 74% within V OUT = 2.6−4.3 V in the REC mode and P CE > 68.5% within V OUT = 2.5−3.7 V in the VD mode for R L = 0.5 kΩ. The V OUT range is determined based on the hysteresis comparator window of 2.6-3.7 V. Table I benchmarks the proposed active VD/REC against several recently reported RECs and VDs. Table II provides a few additional specifications of the VD/REC and the inductive link used in our measurements.
C. In Vitro Experiments
Inductively powered IMDs that employ the active VD/REC converter need to be hermetically sealed in biocompatible materials and placed in a conductive tissue environment with high permittivity, which can affect not only the secondary coil characteristics but also the VD/REC performance [11] . In order to emulate the implant environment, we conducted in vitro experiments with the test setup in Fig. 11 , in which the secondary coil (L 2 ) was wrapped in a piece of steak (bovine sirloin). Fig. 12 shows the measured V IN,peak and V OUT while sweeping the coils' relative distance (d) in the air (Fig. 8) and muscle (Fig. 11) environments. The muscle environment leads to a small reduction in both V IN,peak and V OUT compared to the air environment when d is increased. This is because wrapping L 2 with a piece of steak increases its parasitic capacitance and resistance, leading the quality factor (Q) of the secondary coil to decrease and the power loss in its parasitic resistance to increase. However, these curves show that using the VD/REC still extends the inductive link power transmission range in both environments to d > 8 cm.
V. CONCLUSION
Inductive power transmission across the skin is considered the most promising solution for providing sufficient power to IMDs without suffering from size and power constraints of implanted batteries. However, large variations in the received voltage across the secondary coil, which mainly result from coil misalignments or loading variations, can lead to insufficient supply voltage for the IMD. In order to overcome this limitation, we have developed a power-efficient reconfigurable Fig. 12 . Measured input and output voltages while sweeping the coils' relative distance in the air (Fig. 8) and muscle (Fig. 11) environments. active VD/REC, which can automatically change its operating mode to operate as either a VD or a REC, depending on which one is more suitable for generating the desired output voltage at the highest possible PCE, enabling robust power transmission across the inductive link over an extended range. The presented VD/REC has been equipped with active diodes, in which high-speed comparators synchronously control MOS switches at proper times owing to their turn-on and turn-off offset functions, achieving high PCE and low dropout voltage. The measured results while sweeping the coils' relative distance and orientation clearly verify that using the VD/REC extends the inductive power transmission range in both air and muscle environments.
